Computer Architecture (IT-402)
Course Objectives
The objective of course is to understand the basic structure and operation of computer system. Students will be able to know the operation of the arithmetic unit including the algorithms & implementation of fixed-point and floating-point addition, subtraction, multiplication & division. To study the different ways of communicating with I/O devices and standard I/O interfaces, hierarchical memory system including cache memories and virtual memory, concept of pipeline.
rgpv bhopal, diploma, rgpv syllabus, rgpv time table, how to get transcript from rgpv, rgpvonline,rgpv question paper, rgpv online question paper, rgpv admit card, rgpv papers, rgpv scheme
B.Tech RGPV notes AICTE flexible curricula Bachelor of technology
Syllabus
UNIT 1:
Computer architecture and organization, computer generations, von Neumann model,
CPU organization, CPU organization, Register organization, Various CPU register, Register
Transfer, Bus and Memory Transfers, Arithmetic, Logic and Shift micro-operations, Arithmetic
logic shift unit.
UNIT 2:
The arithmetic and logic unit, Fixed-Point representation: integer representation, signmagnitude, 1’s and 2’s complement and range, Integer arithmetic: negation, addition and
subtraction, multiplication, division, Floating-Point representation, Floating-Point arithmetic,
Hardwired micro-programmed control unit, Control memory, Micro-program sequence.
UNIT 3:
Central Progressing Unit (CPU), Stack Organization, Memory Stack, Reverse Polish
Notation. Instruction Formats, Zero, One, Two, Three- Address Instructions, RISC Instructions
and CISC Characteristics, Addressing Modes, Modes of Transfer, Priority Interrupt, Daisy
Chaining, DMA, Input-Output Processor (IOP).
UNIT 4:
Computer memory system, Memory hierarchy, main memory: RAM, ROM chip,
auxiliary and associative memory, Cache memory: associative mapping, direct mapping, setassociative mapping, write policy, cache performance, Virtual memory: address space, memory
space, address mapping, paging and segmentation, TLB, page fault, effective access time,
replacement algorithm.
UNIT 5:
Parallel Processing, Pipelining General Consideration, Arithmetic Pipeline, and
Instruction Pipeline, Vector Operations, Matrix Multiplication, and Memory Interleaving,
Multiprocessors, Characteristics of Multiprocessors.
NOTES
- Unit 1
- Unit 2
- Unit 3
- Unit 4
- Unit 5
Course Outcomes
At the end of the course student will be able to :
1. Understand basic structure of computer system, arithmetic operations,
2. Understand the arithmetic operations, Study of hardwired and micro-programmed control
units.
3. Develop the concepts of memory management, interleaving and mapping.
4. Analyze the arithmetic and instructional pipelines.
Books Recommended
1. M. Morris Mano, “Computer System Architecture”, Pearson.
2. Dr. M. Usha, T.S. Srikanth, “Computer System Architecture and Organization”,Wiley
India.
3. William Stallings, ”Computer Organization and Architecture”, Pearson.
4. V. Rajaraman, T. Radhakrishnan, “Computer Organization and Architecture”, PHI.
You May Also Like
- BT-401 - Mathematics- III
- IT-403 - Analysis and Design of Algorithm
- IT-404 - Analog & Digital Communication
- IT-405 - Data base Management System
- IT-406 - Introduction to MATLAB, Scilab/Web Design
- IT-407 - Dot Net
- BT-408 - 90 hrs Internship based on using various software’s –Internship -II
- BT-409 - Cyber Security